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In this paper we propose a modified structure of TFET incorporating 
ferroelectric oxide as the complementary gate dielectric operating in 
negative capacitance zone, called the Negative Capacitance Tunnel FET 
(NCTFET). The proposed device effectively combines two different 
mechanisms of lowering the sub threshold swing (SS) for a transistor 
garnering a further lowered one compared to conventional TFET. A 
simple yet accurate analytical tunnel current model for the proposed 
device is also presented here. The developed analytical model 
demonstrates high ON current at low VGS and exhibits lower SS.  
 
Introduction 
If the empirical Moore’s law holds forever, then in near future the dissipative power density in a 
chip will surpass the maximum heat removal limit, 1000 W/cm2 (1) from an IC by using 
conventional technology. To reduce the power hunger of IC the transistors should be designed 
such that it can turn on at a very low voltage having significantly low sub-threshold slope with 
high ION/IOFF ratio. To maintain a low power density, the power supply voltage VDD has to go 
down with the scaling of device dimensions. But the mere reduction of the VDD reduces the ON 
current ION, so to meet up the ION requirement the threshold voltage, VTH should be scaled with 
the scaling of the supply voltage. However, IOFF exponentially increases with the threshold 
voltage reduction, since IOFF ∝ 10−VTH/SS. So, to limit IOFF while maintaining a satisfactory ION 
the sub-threshold slope (SS) has to go down. However, for the conventional MOSFET structure 
the SS cannot be reduced below 60mV/decade at room temperature. In order to circumvent this 
limit a number of novel devices has recently been reported to the literature such as Impact 
Ionization-MOSFET (2), NanoelectromechanicalFET (3), Suspended Gate MOSFET (4), 
Tunneling FET (5), Fe-FET (6). TFET can supersede the fundamental SS limitation of 
conventional MOSFET by the exploitation of band to band tunneling mechanism. Salahuddin 
and Datta (6) theoretically demonstrated that a ferroelectric (FE) insulator operating in the 
negative capacitance region could act as a step-up transformer of the surface potential in Metal 
Oxide Semiconductor structure, opening a new way for the realization of transistors with steeper 
subthreshold characteristics (SS < 60 mV/decade) without changing the basic physics of the 
FET. In this work we propose a novel device and present a theoretical framework to characterize 
the proposed device. Our device integrates the aforementioned two physical phenomena to 
obtain two fold reduction in the subthreshold slope.  
Device Structure 
Verhulst et. al. (7-8) have shown that for TFET to work properly gate does not need to extend 
over the entire intrinsic region. Ref. (8) proposed a new type of TFET structure where the gate is 
aligned fully on top of the source region as shown in Fig.1 (a). In this device band to band 
tunneling occurs in the direction orthogonal to the gate. The structure of the proposed device is 
shown in Fig. 1(b). Traditional double gate Line TFET with the high-κ dielectric is the basis of 
this proposition. FE dielectric is assumed to be deposited on a commensurate metallic layer 
grown on high-κ oxide. This back to back oxide structure is chosen following the experimental 
demonstration (10). Fig.1 (b) exhibits the ntype-NCTFET where p+ region, intrinsic region and 
n+ region performs the role of source, channel and drain respectively. When a gate voltage VGS 
is applied it gets amplified by the negative capacitance action of the ferroelectric gate oxide and 
a higher surface potential appears in the highly doped source region as a result the semiconductor 
region underneath the gate becomes depleted until the appearance of inversion layer. At 
sufficiently high gate bias tunneling current emerges and continues to increase with the 
enhancement of gate voltage. 
 
 
 
Figure 1. (a) The TFET structure that was modeled in Ref. (9), the arrows in the highly doped 
source region shows the direction of band to band tunneling. (b) Simplified structure of proposed 
new device Negative Capacitance Tunnel FET (NCTFET). 
Model Development 
Our model is based on the 1-D electrostatic potential variation due to the application of gate 
voltage. Fig. 2 shows the 1-D capacitance model from the top gate to the semiconductor node in 
the source region along with the voltage drop across different capacitances. First, a tunnel drain 
current model is developed using the conventional TFET formalism which gives IDS−VGI 
characteristics (11). Then, the voltage drop across FE material Vins is modeled to find VGS, thus 
completing the current (IDS−VGS) model for the proposed NCTFET structure. 
Modeling IDS − VGI characteristics 
     Careful investigation of NCTFET structure reveals that below FE material the structure is no 
different than conventional TFET. So, IDS −VGI characteristics can be modeled following the 
methodology presented in the literature. In the absence of BTBT a small current exists in the 
reverse biased TFET structure, which is called OFF current. But when the gate voltage is applied 
BTBT starts dominating over the OFF current. Carrier generation rate by BTBT process is 
 
Figure 2. (a) 1-D capacitance model of NCTFET demonstrating the voltage drop across them. (b) 
Energy band diagram perpendicular to the gate illustrating the BTBT zone reduction at low VDS 
described by Kanes Model (11) which provides the number of carriers tunneling from the 
valance band to the conduction per unit volume. 
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Where E is the local electric field, Eg band gap of the material, A and B are material dependant 
parameter and D is the parameter, distinguishing the direct (D = 2) from the indirect (D = 2.5) 
tunneling process. So the source drain current of a convention TFET is given by the following 
equation. 
 =         [2] 
Where q is the unit charge and v is the three dimensional volume inside the device where the 
tunneling phenomena take place. In our case, due to the one dimensional variation of electric 
field the generated Drain source can be written as 
 = 	                                                         [3] 
This paper follows the formalism proposed by Vandenberghe et. al. (9) which utilizes depletion 
layer approximation neglecting the effect of inversion region and instead of inserting the local 
electric field, this paper utilizes the average electric field over the tunnel path into the generation 
rate. According to Ref (8) drain tunnel current IDS without including the impact of drain voltage 
VDS with respect to internal gate voltage VGI is given by the following equation. 
 = −  !"#$%#$  &' ()*+,-#$ .1 −
0$
)*+,- 1 exp	(−&%23456)23456
)
)$                 [4] 
Where, &( = %7!8+          [5] 
&% = 9:        [6] 
&' = 8+7!)*+,- (
)*+,-
% +
7!
8+)       [7] 
2( = &(       [8] 
2% = < %7!8+ .=> + <=> −

 1		    [9] 
Where Lgs is the gate source overlap length, W is the width of the device and φs is the total band 
bending. Now if we assume that exponent part is varying is more rapidly than the polynomial 
factor upon the variation of path then we can find the current equation in a compact form. 
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With @(2) = &' ()#$ A1 − 0$)B exp	(−&%2)    [11] 
According to Fig.3 l1 is the longest tunnel path and l2 is the shortest one, so BTBT probability 
increases from l1 to l2. That is why to find the total current with infinite VDS the integrand of eqn. 
(4) is integrated over the limit from l2 to l1. Now, to complete the on current model of the 
proposed device, we need to find the relation between the total band bending φs and internal gate 
voltage VGI. From the basic MOS physics we can write the following equation for φs. 
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With, teff,ox = tox(εs)/(εox) where εox is the dielectric constant of the gate oxide and εs is the 
dielectric constant of the silicon. 
Modeling Vins 
     The top and the bottom metal plate across the FE material forms a MFEM capacitor (CFE). 
The electrostatic dynamics of this negative capacitance CFE can be well described by LK 
(Landau-Khalatnikov) equation (12-13).  
M NOPN5 + QP3R = 0          [13] 
Where, U is the Gibbs free energy. We can express it in terms of anisotropy energy.  
R = TU% + VUW + XUY − 9PDH5. UP          [14] 
Here, P is the polarization charge per unit area. At steady state operation dP/dt≈ 0 and for FE 
material P ≈ Q. In this case, the external electric field is given by Eext = Vins/tins. Taking all these 
into consideration and mingling (13) and (14) we get 
I[\> = 2TC[\>^ + 4VC[\>^' + 6XC[\>^a            [15] 
where, tins is the FE insulator thickness and α, β and γ are the material dependant parameters. For, 
BaTiO3 the values of these parameters are −1×107m/F, −8.9×109 m5/F/Coul2 and 4.5 × 1011 
m9/F/Coul4 respectively. Now, if we assume that the higher order terms of eqn. (15) is negligible 
then we can write. 
I[\> = 2TC[\>^      [16] 
Following the Salahuddin and Datta (6) formalism if we assume the value of ferroelectric Q is 
the same as depletion charge Qdep in the source region then 
I[\> = 2TC[\>^ND3      [17] 
Therefore, IJ = IJK + 2TC[\>^ND3           [18] 
Since, here α is negative, Vins will be negative too, which directly results in lower value of VGS 
than that of VGI 
Impact of VDS 
     Equations (10)-(12) and (18) determines the current as a function applied gate voltage for the 
proposed device with infinite or very high drain source voltage because it was derived on the 
basis of the following two assumptions 
1) Energy band bending in the source region is determined only by the applied VGS. 
2) All the generated carriers by the tunneling process at the source region contributes to the drain 
current ID. 
To incorporate the effect of VDS on drain current, the following assumptions have been appended 
with the previous ones. 
1) Drain source voltage determines the position of the Fermi level in the drain and this Fermi 
level is assumed to be constant at source and channel region. 
2) The electrons can tunnel into an energy level at or above the electron Fermi level not below 
the Fermi level. 
Fig.2 (b) shows the energy band diagram perpendicular to the gate incorporating the effect of 
VDS by including the constant Fermi level (EF). Since the energy band profile is same along the 
gate length (LGS), the Fermi level EF crosses everywhere at the same distance from the oxide 
semiconductor interface. And tunneling below this cross point is no longer allowed which in 
effect results in a reduction of tunneling zone. A schematic demonstration of these phenomena is 
exhibited in Fig.2 (b). So, the total band bending φs can be calculated from equation (12) when 
=> < (I +  )           [19] 
But, in case of large gate bias and low drain-source voltage when the total band bending 
calculated from equation (12) crosses this limit, the new total band bending should be calculated 
from the following equation. 
=>,\Dc = (I +  )         [20] 
So, after a certain gate voltage the total band bending is pinned at a constant value which in 
effect results in saturation current. 
Results and Discussions
 
In this paper all the modeled results of NCTFET is based on BaTiO3 ferroelectric material and 
flat band voltage VFB is assumed to be zero in all the cases. Fig. 3 exhibits the IDS − VGS plot of 
NCTFET along with conventional TFET. Careful investigation of this plot reveals two 
observable facts, first, tunnel current starts to grow at lower VGS and second, the rate of current 
increment is higher in case of NCTFET than that of conventional TFET. These  phenomena is 
the direct consequence of surface potential amplification by the FE complementary gate oxide. 
Table I presents a comparison between subthreshold slope parameter of NCTFET and TFET for 
two different drain currents. From these comparisons it is evident that NCTFET yields a very 
low SS than that of traditional TFET.The input characteristics of proposed NCTFET with 
different VDS are shown in Fig.4 (a). Fig. 4 (b) shows the output characteristics of the proposed 
device. This curve can be interpreted in the following way, with the increment of VDS tunneling 
zone enhances so thus the drain current but after a certain drain voltage tunnel path reaches its 
shortest possible length for a fixed source doping then increment of drain voltage does not 
increase tunnel zone thus drain current saturates. 
 Figure 3. IDS−VGS characteristics of NCTFET and conventional TFET (as modeled by Ref.(11)) 
TABLE I.  Table for Subthreshold Slope Comparison. 
Drain Current ID (A/µm) SS of NCTFET (mV/decade) SS of TFET (mV/decade) 
9X10-10 4.83 84 
2X10-9 13.78 125 
 
Figure 4: (a) Input characteristics of NCTFET with Source Doping Na=1026m−3 Complementary 
Gate dielectric (BaTiO3) thickness 300nm and VFB = 0V. (b) Output characteristics of NCTFET 
with Source Doping Na = 1026m−3 Complementary Gate dielectric (BaTiO3) thickness 300nm 
and VFB = 0V. 
This superlinear behavior is the direct consequence of parabolic bandstructure in the source 
depletion region. The exponential dependence of ON current on tunnel path length results in a 
superlinear current increase. Though FE material does not necessarily reduce the detrimental as 
well as unexpected superlinear behavior but it can be easily reduced by increasing the source 
doping or by using low bandgap material.  
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Conclusion 
In this paper a novel device is proposed and an analytical model of the tunnel current is 
presented. From the modeled characteristics it has been demonstrated that NCTFET has lower 
SS than the traditional TFET and can provide a high ON current with low operating voltage. A 
significant feature of the proposed device is that all remarkably improved characteristics have 
been obtained without sacrificing commercially well-matured silicon substrate. So, the proposed 
NCTFET certainly can be a potential candidate for the next generation low power transistor 
operation and beyond. 
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